v dodatni kot skriptni jezik, je tcl podaljša v Verilog simulator, lahko spremljajo in smetišče signal vrednosti. ampak voziti spodbuda DUT morda zapletena.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.